CLAIMS

Having thus described our invention in detail, what we claim as new, and desired to secure by the Letters Patent is:

| 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 1 1 2 3 4 5 6 7 8 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 7 8 9 0 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 | | _ |
|---|--|----------------|---|
| 6 7 8 9 0 1 1 2 3 4 5 6 6 7 8 19 | 6 7 8 9 0 1 1 2 3 4 5 6 6 7 8 19 | | 3 |
| 6 7 8 9 0 1 1 2 3 4 5 6 6 7 8 19 | 6 7 8 9 0 1 1 2 3 4 5 6 6 7 8 19 | | 4 |
| 7 8 9 0 1 1 2 3 4 5 6 7 8 19 | 7 8 9 0 1 1 2 3 4 5 6 7 8 19 | | |
| 8 9 9 10 1 1 2 3 3 4 4 5 6 7 8 19 | 8 9 9 10 1 1 2 3 3 4 4 5 6 7 8 19 | | 6 |
| 11 2 1 3 1 4 5 6 7 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 | 11 2 1 3 1 4 5 6 7 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 | | |
| 11 2 1 3 1 4 5 6 7 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 | 11 2 1 3 1 4 5 6 7 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 | | 8 |
| 11 2 1 3 1 4 5 6 7 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 | 11 2 13 14 5 6 7 19 19 19 19 19 19 19 19 19 19 19 19 19 | Ü | 9 |
| 11 2 13 14 5 6 7 19 19 19 19 19 19 19 19 19 19 19 19 19 | 11 2 13 14 5 6 7 19 19 19 19 19 19 19 19 19 19 19 19 19 | البا 1_1 | 0 |
| 14 1515 116 117 118 19 | 14 1515 116 117 118 19 | 441 | 1 |
| 14 1515 116 117 118 19 | 14 1515 116 117 118 19 | Π_1 | 2 |
| 14 1515 116 117 118 19 | 14 1515 116 117 118 19 | *4I | 3 |
| 16 57 118 | 16 57 118 | [#] 1 | 4 |
| 16 57 118 | 16 57 118 | | 5 |
| 19 | 19 | | 6 |
| 19 | 19 | E | 7 |
| 19 | 19 | | 8 |
| | | 1 | 9 |
| 20 | | | |

21

2223

24

25

26

1

- 1. A method of forming an interconnect structure including a patterned anti-fuse dielectric layer formed on surface of a substrate, said method comprising the steps of:
- (a) forming an anti-fuse dielectric layer on a surface of a substrate, said substrate having a first level of electrically conductive features;
- (b) forming an interlevel dielectric layer on said antifuse dielectric layer;
- (c) forming vias in said in enlevel dielectric layer exposing portions of said anti-fuse dielectric layer that overlay said first level of electrically conductive features;
- (d) forming a wire level mask on said interlevel dielectric layer, wherein at least of one of said vias and a portion of said interlevel dielectric layer are left exposed.
- (e) etching exposed portions of said anti-fuse dielectric layer from said exposed vias, wherein during said etching a portion of said exposed interlevel dielectric layer is removed so as to form a space wherein a second level of

| 27 | electrically conductive features will be subsequently | |
|---------------------------------|---|--|
| 28 | formed; | |
| 29 | | |
| 30 | (f) stripping said wire level mask; and | |
| 31 | | |
| 32 | (g) filling said vias including said spaces with a | |
| 33 | conductive material, whereby said second level of | |
| 34 | electrically conductive features is formed. | |
| | | |
| | | |
| 1 | 2. The method of Claim 1 wherein said first level of | |
| 2 | electrically conductive features is formed by a single or | |
| 3 | dual damascene process. | |
| | | |
| 1 n | 3. The method of Claim 1 wherein step (a) includes a | |
| 2 | deposition process selected from the group consisting of | |
| 1 1 2 2 3 1 1 | CVD, plasma-assisted CVD, sputtering and evaporation. | |
| 4 1 | 4. The method of Claim 1 wherein said anti-fuse | |
| 2 | dielectric has a thickness of from about 2 to about 200 | |
| 元 3 | nm. | |
| | | |
| 2 5 5 5 1 | 5. The method of claim 4 wherein said anti-fuse | |
| <u>-</u> 2 | dielectric has a thickness of from about 5 to about 10 | |
| 3 | nm. | |
| | | |
| 1 | 6. The method of Claim 1 wherein said anti-fuse | |
| 2 | dielectric is a dielectric material selected from the | |
| 3 | group consisting of SiO ₂ , Si ₃ N ₄ , Si oxynitrides, amorphous | |
| 4 | Si, amorphous C, H-containing dielectrics, carbon, | |
| 5 | germanium, selenium, compound semiconductors, ceramics | |
| 6 | and anti-reflective coatings. | |
| | | |

1 The method of Claim 6 wherein said anti-reflective 2 coating is a silicon oxynitride. The method of Claim 1 wherein step (b) includes 1 8. deposition process and, optionally, a planarization 2 3 process. 1 The method of Claim 8 wherein said deposition process is selected from the group consisting of chemical vapor 2 deposition (CVD), plasma-assisted CVD, sputtering, 3 4 plating and evaporation. 1 The method of Claim & wherein said optional 12 2 planarization process indludes chemical-mechanical **□** 3 polishing (CMP) or grinding D ا الساء W 1 The method of Claim wherein said interlevel 11. dielectric has a thickness of from about 0.1 about 2.0 Ш **14** 3 μ m. 13 m 1 The method of Claim 1 wherein step (c) includes 12. **4** 2 lithography and etching. 1 1 The method of Claim 1 wherein step (e) includes 13. 2 reactive ion etching, ion-beam etching or plasma etching. The method of Claim 1 wherein step (g) includes a 1 2 deposition process. The method of Claim 14 wherein said deposition 1 process is selected from the group consisting of chemical 2

4

1

2

1 2

1

3 vapor deposition (CVD), plasma-assisted CVD, sputtering, plating and evaporation.

- The method of Claim 1 further comprising a 16. planarizing step after step (g).
- The method of Claim 1 wherein between steps (f) and (g) a barrier layer is applied in said vias and spaces.
 - 18. The method of Claim 1 wherein said vias are slot vias, stacked vias, standard was or any combinations thereof.
 - The method of Claim 1 further comprising forming additional interconnect levels to said filled structure provided in step (g).
 - 20. The method of Claim 1 further comprising repeating steps (a) - (q') any number of times to provide a multilevel interconnection structure wherein each successive level includes a patterned anti-fuse material formed thereon.
 - 21. The method of Claim 1 further comprising forming a second interlevel dielectric layer on the structure provided in step (g), forming a tapered opening in said second interlevel dielectric level exposing the filled cconductive vias and spaces; forming a second conductive material in said tapered opening; and reactive-ion etching said second conductive material
 - 22. An interconnect structure in which an anti-fuse dielectric is formed therein comprising:

FIS9-2000-0011US1

1

2 3 a substrate having a first level of electrically conductive features;

a patterned anti-fuse dielectric layer formed on said substrate, wherein said patterned anti-fuse dielectric layer includes an opening to at least one of said first level of elec λ rically conductive features;

3

4

5 6

7

8

a patterned intexlevel dielectric material formed on said patterned anti-fuse dielectric layer, wherein said patterned interlevel dielectric includes vias, as least one of said vias has\a via space formed above said opening; and

a second level of electrically conductive features formed in said vias and via spaces

- The interconnect structure of Claim 22 wherein said 23. substrate is composed of an interlevel dielectric material that is the same or different from said patterned interlevel dielectric material.
- The interconnect structure of Claim 22 wherein said patterned interlevel dielectric material is composed of an inorganic semiconductor material selected from the group consisting of SiO2, Si3N4, diamond, diamond-like carbon and fluorinated doped oxides.
- The interconnect structure of Claim 22 wherein said patterned interlevel dielectric material is composed of an organic dielectric material selected from the group

2

3

1

2

3

4

5

- 4 consisting of polyimides, polyamides, paralyene and polymethylmethacrylate.
 - 26. The interconnect structure of Claim 22 wherein said first and second levels of electrically conductive features are composed of the same or different conductive metal selected from the group consisting of aluminum, tungsten, copper, chromium, gold, platinum, palladium and alloys, mixtures and complexes thereof.
 - 27. The interconnect structure of Claim 22 wherein said anti-fuse dielectric layer is a dielectric material selected from the group consisting of SiO_2 , $\mathrm{Si}_3\mathrm{N}_4$, Si oxynitrides, amorphous Si, amorphous C, H-containing dielectrics, carbon, germanium, selenium, compound semiconductors, ceramics and anti-reflective coatings.
 - 28. The interconnect structure of Claim 27 wherein said anti-reflective coating is silicon oxynitride.
 - 29. The interconnect structure of Claim 22 wherein another interconnect level is formed over said patterned interlevel dielectric layer.
 - 30. The interconnect structure of Claim 29 wherein said another interconnect level includes a tapered metal contact region.